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Abstract
We present a high-level synthesis algorithm solving the
combined scheduling, allocation and binding problem min-
imizing area under both latency and maximum power per
clock-cycle constraints. Our approach eliminates the large
power spikes, resulting in an increased battery lifetime, a
property of outmost importance for battery powered em-
bedded systems. Our approach extends the partial-clique
partitioning algorithm of [3] by introducing power aware-
ness through a heuristic algorithm which bounds the design
space to those of power feasible schedules. We have applied
our algorithm on a set of dataﬂow graphs and investigated
the impact on circuit area when applying different power
constraints.
1. Introduction
Our target applications are low-cost portable embedded
systems. Today, consumers demand portable applications
so tiny that they go virtually undetected when not in use.
An interesting aspect of this application area is the low-
cost issue which puts focus on reducing the overall system
cost, eg. a requirement to select a low-priced (low-quality)
battery over a high-priced (high-quality) battery. Now, the
amount of total energy/charge available from a battery, and
thus its life-time, depends strongly on the current proﬁle
of the application [1, 2]. In particular if the peak-current
exceeds a maximum-threshold the life-time starts dropping
dramatically, this effect is more dominant on batteries of
low quality, where up to a 20-30 percent extension of life-
time has been reported when designing for battery powered
systems [1]. In ﬁgure 1 is shown both an undesirable and a
more desirable schedule.
So far the main efforts in low-power synthesis can be
divided into two groups: (a) Low level allocation and as-
signment [4, 5, 6, 7]: Here the goal is to combine func-
tional units and operations in such a way that the internal
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Figure 1. Undesired power schedule (top).
Desired power schedule (bottom).
switching activity of the functional units is minimized. (b)
Task level scheduling [1, 2, 8]: Here the goal is to sched-
ule tasks in such an order the peak system power is min-
imized. The majority of these algorithms are either based
on meta-heuristic algorithms, or two-step algorithms [1, 2]
where in step one a traditional time constrained schedule
is constructed and in step two the schedule is reordered to
meet the power constraint.
In this paper we present a heuristic synthesis algorithm
which solves: (i) scheduling, (ii) allocation and (iii) as-
signment simultaneously under both a time and power con-
straint. This enables us to expand the exploration of the
design space to include different types of functional units
eg. the speed and energy usage of an operator can be traded
versus the area of the operator.
2. Power Heuristic Scheduling
The main idea of our algorithm is to heuristically
“stretch” the classical asap schedule to ﬁt the power con-
straint, ie. to schedule the operators as fast as possible, but
only if there is power available meaning some operatorswill
be delayed additional cycles. The power constrained asap
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Module Oprs Area Clk-cyc. P
add {+} 87 1 2.5
sub {−} 87 1 2.5
comp {>} 8 1 2.5
ALU {+,−, >} 97 1 2.5
Mult (ser.) {∗} 103 4 2.7
Mult (par.) {∗} 339 2 8.1
input imp 16 1 0.2
output xpt 16 1 1.7
Table 1. Functional unit library.
scheduling algorithm, pasap (P<), is as follows:
Initialize: Schedule source start-time to zero and initialize
the execution offset oi (cycles) to zero for all operators.
step 1: Pick an unscheduled operator vi
step 2: If vi has unscheduled predecessors, goto 4.
step 3: if there is power available in the execution time in-
terval [(ti+oi)..(ti+oi+di)], where di is the execution
delay of vi and ti = max{tj+dj} ∀vj → vi, schedule
operation i at time ti, otherwise increase oi by one.
step 4: If unscheduled operators, goto step 1.
We have enhanced the formulation of a valid “time-
extendend compatibility graph” (V 1) in [3] to include
power constraints using the pasap and its time-revesed
palap algorithms. Then the solution to the synthesis prob-
lem with the minimum area and using least interconnect is
the problem of ﬁnding the Partial minimal cost clique par-
titioning of V 1 which does not violate the power con-
straint. As in [3] we will heuristically solve the clique
partitioning problem, through a greedy approach ie. eval-
uate the V 1 graph and pick a “best” decision, which is then
scheduled, allocated and assigned and then repeat the pro-
cess until no operators are left. During this we need to en-
sure feasibility, as pasap and palap are heuristic algorithms
they depend on what operators have been scheduled, there-
fore a sequence of assignments might cause the deletion of
unscheduled operators, causing an invalid schedule. The
solution is to backtrack one step and lock the start time of
all unscheduled operators to the pasap schedule (which was
valid) and then continue.
We have benchmarked the algorithm on some CDFGs,
where we have investigated the area of the resulting circuits
as a function of time and power constraints. The results are
shown in ﬁgure 2. The FU library used in the tests is shown
in table 1.
3. Conclusion
In this paper we have presented an algorithm for time and
power constrained synthesis of digital circuits. We have ap-
plied the algorithm on the traditional synthesis benchmark
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Figure 2. Power vs. area under different time
constraints for our CDFGs.
sets and investigated different regions in the time-power-
constraint space. For our benchmarks we have found that
we are able to trade in a small amount of area to obtain a
solution which ﬁts our power requirements.
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